Struct ThermalPowerInfo
pub struct ThermalPowerInfo { /* private fields */ }
dep_raw_cpuid
only.Expand description
Query information about thermal and power management features of the CPU (LEAF=0x06).
§Platforms
🟡 AMD ✅ Intel
Implementations§
§impl ThermalPowerInfo
impl ThermalPowerInfo
pub fn dts_irq_threshold(&self) -> u8 ⓘ
pub fn dts_irq_threshold(&self) -> u8 ⓘ
Number of Interrupt Thresholds in Digital Thermal Sensor
§Platforms
❌ AMD (undefined/reserved) ✅ Intel
pub fn has_turbo_boost(&self) -> bool
pub fn has_turbo_boost(&self) -> bool
Intel Turbo Boost Technology Available (see description of IA32_MISC_ENABLE[38]).
§Platforms
❌ AMD (reserved) ✅ Intel
pub fn has_ecmd(&self) -> bool
pub fn has_ecmd(&self) -> bool
ECMD. Clock modulation duty cycle extension is supported if set.
§Platforms
❌ AMD (reserved) ✅ Intel
pub fn has_hwp(&self) -> bool
pub fn has_hwp(&self) -> bool
HWP. HWP base registers (IA32_PM_ENABLE[bit 0], IA32_HWP_CAPABILITIES, IA32_HWP_REQUEST, IA32_HWP_STATUS) are supported if set.
§Platforms
❌ AMD (reserved) ✅ Intel
pub fn has_hwp_notification(&self) -> bool
pub fn has_hwp_notification(&self) -> bool
pub fn has_hwp_activity_window(&self) -> bool
pub fn has_hwp_activity_window(&self) -> bool
HWP Activity Window. IA32_HWP_REQUEST[bits 41:32] is supported if set.
§Platforms
❌ AMD (reserved) ✅ Intel
pub fn has_hwp_energy_performance_preference(&self) -> bool
pub fn has_hwp_energy_performance_preference(&self) -> bool
HWP Energy Performance Preference. IA32_HWP_REQUEST[bits 31:24] is supported if set.
§Platforms
❌ AMD (reserved) ✅ Intel
pub fn has_hwp_package_level_request(&self) -> bool
pub fn has_hwp_package_level_request(&self) -> bool
HWP Package Level Request. IA32_HWP_REQUEST_PKG MSR is supported if set.
§Platforms
❌ AMD (reserved) ✅ Intel
pub fn has_hdc(&self) -> bool
pub fn has_hdc(&self) -> bool
HDC. HDC base registers IA32_PKG_HDC_CTL, IA32_PM_CTL1, IA32_THREAD_STALL MSRs are supported if set.
§Platforms
❌ AMD (reserved) ✅ Intel
pub fn has_turbo_boost3(&self) -> bool
pub fn has_turbo_boost3(&self) -> bool
pub fn has_hwp_capabilities(&self) -> bool
pub fn has_hwp_capabilities(&self) -> bool
HWP Capabilities. Highest Performance change is supported if set.
§Platforms
❌ AMD (reserved) ✅ Intel
pub fn has_hwp_peci_override(&self) -> bool
pub fn has_hwp_peci_override(&self) -> bool
pub fn has_flexible_hwp(&self) -> bool
pub fn has_flexible_hwp(&self) -> bool
pub fn has_hwp_fast_access_mode(&self) -> bool
pub fn has_hwp_fast_access_mode(&self) -> bool
Fast access mode for the IA32_HWP_REQUEST MSR is supported if set.
§Platforms
❌ AMD (reserved) ✅ Intel
pub fn has_ignore_idle_processor_hwp_request(&self) -> bool
pub fn has_ignore_idle_processor_hwp_request(&self) -> bool
Ignoring Idle Logical Processor HWP request is supported if set.
§Platforms
❌ AMD (reserved) ✅ Intel
pub fn has_hw_coord_feedback(&self) -> bool
pub fn has_hw_coord_feedback(&self) -> bool
Hardware Coordination Feedback Capability
Presence of IA32_MPERF and IA32_APERF.
The capability to provide a measure of delivered processor performance (since last reset of the counters), as a percentage of expected processor performance at frequency specified in CPUID Brand String Bits 02 - 01
§Platforms
✅ AMD ✅ Intel
pub fn has_energy_bias_pref(&self) -> bool
pub fn has_energy_bias_pref(&self) -> bool
The processor supports performance-energy bias preference if CPUID.06H:ECX.SETBH[bit 3] is set and it also implies the presence of a new architectural MSR called IA32_ENERGY_PERF_BIAS (1B0H)
§Platforms
❌ AMD (reserved) ✅ Intel
Trait Implementations§
Auto Trait Implementations§
impl Freeze for ThermalPowerInfo
impl RefUnwindSafe for ThermalPowerInfo
impl Send for ThermalPowerInfo
impl Sync for ThermalPowerInfo
impl Unpin for ThermalPowerInfo
impl UnwindSafe for ThermalPowerInfo
Blanket Implementations§
§impl<T> ArchivePointee for T
impl<T> ArchivePointee for T
§type ArchivedMetadata = ()
type ArchivedMetadata = ()
§fn pointer_metadata(
_: &<T as ArchivePointee>::ArchivedMetadata,
) -> <T as Pointee>::Metadata
fn pointer_metadata( _: &<T as ArchivePointee>::ArchivedMetadata, ) -> <T as Pointee>::Metadata
Source§impl<T> BorrowMut<T> for Twhere
T: ?Sized,
impl<T> BorrowMut<T> for Twhere
T: ?Sized,
Source§fn borrow_mut(&mut self) -> &mut T
fn borrow_mut(&mut self) -> &mut T
Source§impl<T> ByteSized for T
impl<T> ByteSized for T
Source§const BYTE_ALIGN: usize = _
const BYTE_ALIGN: usize = _
Source§fn byte_align(&self) -> usize ⓘ
fn byte_align(&self) -> usize ⓘ
Source§fn ptr_size_ratio(&self) -> [usize; 2]
fn ptr_size_ratio(&self) -> [usize; 2]
Source§impl<T, R> Chain<R> for Twhere
T: ?Sized,
impl<T, R> Chain<R> for Twhere
T: ?Sized,
Source§impl<T> ExtAny for T
impl<T> ExtAny for T
Source§fn as_any_mut(&mut self) -> &mut dyn Anywhere
Self: Sized,
fn as_any_mut(&mut self) -> &mut dyn Anywhere
Self: Sized,
Source§impl<T> ExtMem for Twhere
T: ?Sized,
impl<T> ExtMem for Twhere
T: ?Sized,
Source§const NEEDS_DROP: bool = _
const NEEDS_DROP: bool = _
Source§fn mem_align_of_val(&self) -> usize ⓘ
fn mem_align_of_val(&self) -> usize ⓘ
Source§fn mem_size_of_val(&self) -> usize ⓘ
fn mem_size_of_val(&self) -> usize ⓘ
Source§fn mem_needs_drop(&self) -> bool
fn mem_needs_drop(&self) -> bool
true
if dropping values of this type matters. Read moreSource§fn mem_forget(self)where
Self: Sized,
fn mem_forget(self)where
Self: Sized,
self
without running its destructor. Read moreSource§fn mem_replace(&mut self, other: Self) -> Selfwhere
Self: Sized,
fn mem_replace(&mut self, other: Self) -> Selfwhere
Self: Sized,
Source§unsafe fn mem_zeroed<T>() -> T
unsafe fn mem_zeroed<T>() -> T
unsafe_layout
only.T
represented by the all-zero byte-pattern. Read moreSource§unsafe fn mem_transmute_copy<Src, Dst>(src: &Src) -> Dst
unsafe fn mem_transmute_copy<Src, Dst>(src: &Src) -> Dst
unsafe_layout
only.T
represented by the all-zero byte-pattern. Read moreSource§fn mem_as_bytes(&self) -> &[u8] ⓘ
fn mem_as_bytes(&self) -> &[u8] ⓘ
unsafe_slice
only.§impl<S> FromSample<S> for S
impl<S> FromSample<S> for S
fn from_sample_(s: S) -> S
Source§impl<T> Hook for T
impl<T> Hook for T
§impl<T> Instrument for T
impl<T> Instrument for T
§fn instrument(self, span: Span) -> Instrumented<Self> ⓘ
fn instrument(self, span: Span) -> Instrumented<Self> ⓘ
§fn in_current_span(self) -> Instrumented<Self> ⓘ
fn in_current_span(self) -> Instrumented<Self> ⓘ
Source§impl<T> IntoEither for T
impl<T> IntoEither for T
Source§fn into_either(self, into_left: bool) -> Either<Self, Self> ⓘ
fn into_either(self, into_left: bool) -> Either<Self, Self> ⓘ
self
into a Left
variant of Either<Self, Self>
if into_left
is true
.
Converts self
into a Right
variant of Either<Self, Self>
otherwise. Read moreSource§fn into_either_with<F>(self, into_left: F) -> Either<Self, Self> ⓘ
fn into_either_with<F>(self, into_left: F) -> Either<Self, Self> ⓘ
self
into a Left
variant of Either<Self, Self>
if into_left(&self)
returns true
.
Converts self
into a Right
variant of Either<Self, Self>
otherwise. Read more§impl<F, T> IntoSample<T> for Fwhere
T: FromSample<F>,
impl<F, T> IntoSample<T> for Fwhere
T: FromSample<F>,
fn into_sample(self) -> T
§impl<T> LayoutRaw for T
impl<T> LayoutRaw for T
§fn layout_raw(_: <T as Pointee>::Metadata) -> Result<Layout, LayoutError> ⓘ
fn layout_raw(_: <T as Pointee>::Metadata) -> Result<Layout, LayoutError> ⓘ
§impl<T, N1, N2> Niching<NichedOption<T, N1>> for N2
impl<T, N1, N2> Niching<NichedOption<T, N1>> for N2
§unsafe fn is_niched(niched: *const NichedOption<T, N1>) -> bool
unsafe fn is_niched(niched: *const NichedOption<T, N1>) -> bool
§fn resolve_niched(out: Place<NichedOption<T, N1>>)
fn resolve_niched(out: Place<NichedOption<T, N1>>)
out
indicating that a T
is niched.